
# HiDISC: A Decoupled Architecture for Applications in Data Intensive Computing

Alvin M. Despain, Jean-Luc Gaudiot, Manil Makhija and Wonwoo Ro University of Southern California http://www-pdpc.usc.edu 19 May 2000

### **HiDISC: Hierarchical Decoupled Instruction Set Computer**






#### **New Ideas**

- A dedicated processor for each level of the memory hierarchy
- Explicitly manage each level of the memory hierarchy using instructions generated by the compiler
- Hide memory latency by converting data access predictability to data access locality
- Exploit instruction-level parallelism without extensive scheduling hardware
- Zero overhead prefetches for maximal computation throughput

#### **Impact**


- 2x speedup for scientific benchmarks with large data sets over an in-order superscalar processor
- 7.4x speedup for matrix multiply over an in-order issue superscalar processor
- 2.6x speedup for matrix decomposition/substitution over an in-order issue superscalar processor
- Reduced memory latency for systems that have high memory bandwidths (e.g. PIMs, RAMBUS)
- Allows the compiler to solve indexing functions for irregular applications
- Reduced system cost for high-throughput scientific codes

#### Schedule



### **HiDISC: Hierarchical Decoupled Instruction Set Computer**





Technological Trend: Memory latency is getting longer relative to microprocessor speed (40% per year)

Problem: Some SPEC benchmarks spend more than half of their time stalling [Lebeck and Wood 1994]

Domain: benchmarks with *large data sets:* symbolic, signal processing and scientific programs

Present Solutions: Multithreading (Homogenous), Larger Caches, Prefetching, Software Multithreading

# **Present Solutions**



Solution	Limitations
Larger Caches	- Slow
	<ul> <li>Works well only if working set fits cache and there is temporal locality.</li> </ul>
Hardware Prefetching	<ul> <li>Cannot be tailored for each application</li> </ul>
	<ul> <li>Behavior based on past and present execution- time behavior</li> </ul>
Software Prefetching	<ul> <li>Ensure overheads of prefetching do not outweigh the benefits &gt; conservative prefetching</li> </ul>
	<ul> <li>Adaptive software prefetching is required to change prefetch distance during run-time</li> </ul>
	<ul> <li>Hard to insert prefetches for irregular access patterns</li> </ul>
Multithreading	<ul> <li>Solves the throughput problem, not the memory latency problem</li> </ul>

# The HiDISC Approach



#### Observation:

- Software prefetching impacts compute performance
- PIMs and RAMBUS offer a high-bandwidth memory system
   useful for speculative prefetching




#### Approach:

- Add a processor to manage prefetching
  - -> hide overhead
- Compiler explicitly manages the me mory hierarchy
- Prefetch distance adapts to the program runtime behavior

### What's HiDISC






- A dedicated processor for each level of the memory hierarchy
- Explicitly manage each level of the memory hierarchy using instructions generated by the compiler
- Hide memory latency by converting data access predictability to data access locality (Just in Time Fetch)
- Exploit instruction-level parallelism without extensive scheduling hardware
- Zero overhead prefetches for maximal computation throughput

# Decoupled Architectures





# Slip Control Queue



The Slip Control Queue (SCQ) adapts dynamically

```
if (prefetch_buffer_full ())

Don't change size of SCQ;
else if ((2*late_prefetches) > useful_prefetches)

Increase size of SCQ;
else

Decrease size of SCQ;
```

- Late prefetches = prefetched data arrived after load had been issued
- Useful prefetches = prefetched data arrived before load had been issued

# Decoupling Programs for HiDISC-3 (Discrete Convolution - Inner Loop)



```
CALIFORNIA
                                                while (not end of loop)
                                                          y = y + (x * h);
                                                send y to SDQ
                                                    Computation Processor Code
                                                 for (j = 0; j < i; ++j) {
                                                           load (x[j]);
                                                           load (h[i-j-1]);
for (j = 0; j < i; ++j)
                                                           GET_SCQ;
          y[i]=y[i]+(x[j]*h[i-j-1]);
                                                 send (EOD token)
      Inner Loop Convolution
                                                 send address of y[i] to SAQ
                                                      Access Processor Code
                                                 for (j = 0; j < i; ++j) {
                                                           prefetch (x[j]);
                                                           prefetch (h[i-j-1];
                                                           PUT_SCQ;
                                                      Cache Management Code
```

# Benchmarks



Benchmark	Source of	Lines of	Description	Data
	Benchmark	Source Code	-	Set Size
LLL1	Livermore Loops [45]	20	1024-element arrays, 100 iterations	24 KB
LLL2	Livermore Loops	24	1024-element arrays, 100 iterations	16 KB
LLL3	Livermore Loops	18	1024-element arrays, 100 iterations	16 KB
LLL4	Livermore Loops	25	1024-element arrays, 100 iterations	16 KB
LLL5	Livermore Loops	17	1024-element arrays, 100 iterations	24 KB
Tomcatv	SPECfp95 [68]	190	33x33-element matrices, 5 iterations	<64 KB
MXM	NAS kernels [5]	113	Unrolled matrix multiply, 2 iterations	448 KB
CHOLSKY	NAS kernels	156	Cholesky matrix decomposition	724 KB
VPENTA	NAS kernels	199	Invert three pentadiagonals simultaneously	128 KB
Qsort	Quicksort sorting algorithm [14]	58	Quicksort	128 KB


# Simulation Parameters



Parameter	Value	Parameter	Value
FLC Size	4 KB	SLC Size	16 KB
FLC Associativity	2	SLC Associativity	2
FLC Block Size	32 B	SLC Block Size	32 B
Memory Latency	varied	Memory Contention Time	varied
Victim Cache Size	32 Entries	Prefetch Buffer Size	8 entries
Load Queue Size	128	Store Address Queue Size	128
Store Data Queue Size	128	Total issue width	8

## Simulation Results






# Our Results: Impact



- 2x speedup for scientific benchmarks with large data sets over an inorder superscalar processor
- 7.4x speedup for matrix multiply (MXM) over an in-order issue superscalar processor - (similar operations are used in ATR/SLD)
- 2.6x speedup for matrix decomposition/substitution (Cholsky) over an in-order issue superscalar processor
- Reduced memory latency for systems that have high memory bandwidths (e.g. PIMs, RAMBUS)
- Allows the compiler to solve indexing functions for irregular applications
- Reduced system cost for high-throughput scientific codes

### Schedule





# Summary



- A processor for each level of the memory hierarchy
- Adaptive memory hierarchy management
- Reduces memory latency for systems with high memory bandwidths (PIMs, RAMBUS)
- 2x speedup for scientific benchmarks
- 3x speedup for matrix decomposition/substitution (Cholesky)
- 7x speedup for matrix multiply (MXM) (similar results expected for ATR/SLD)

### **BEYOND HIDISC**



- Distributed Processing
- Sensors
- Data I/O (disk farms)
- Multiprocessors
- Multiprocessing
- Mc Fisc-on-a-chip
- SMT/MT/I-structures
- VLSI layout/performance tradeoffs
- Applications
- Compute/database search and retrieval


### The McDISC Invention



- Problem: All extant, large-scale multiprocessors perform poorly when faced with a tightly-coupled parallel program.
- Reason: Extant machines have a long latency when communication is needed between nodes. This long latency kills performance when executing tightly-coupled programs. (Note that multi-threading a latthe Tera machine does not help when there are dependencies.)
- The McDISC solution: Provide the network interface processor (NIP) with a programmable processor to execute not only OS code (e.g. Stanford Flash), but user code, generated by the compiler.
- Advantage: The NIP, executing user code, fetches data before it is needed by the node processors, eliminating the network fetch latency most of the time.
- Result: Fast execution (speedup) of tightly-coupled parallel programs.


# The McDISC System: Memory-Centered Distributed Instruction Set Computer





## Matrix Multiply on McDISC





### Matrix Multiply on McDISC



### **CP**

```
while (not end-of-data) {
    while (not end-of-data) {
        c = 0;
        while (not end-of-data) {
            /* a and b from queue */
            c = c + a * b;
        }
        send c to store queue;
    }
}
```

### **CMP**

```
for (i = min_i; i <= max_i; ++i) {
  for (j = 0; j < m, ++j) {
    for (k = 0; k < 1; ++k) {
      prefet ch (a[i][k]);
      prefet ch (b[i][k]);
    }
}</pre>
```

### AP


```
for (i = min_i; i <= max_i; ++i) {
  for (j = 0; j < m, ++j) {
    for (k = 0; k < 1; ++k) {
      load a[i][k] to load queue;
      load b[i][k] to load queue;
    }
    send end-of-dat a to CP;
    put &c[i][j] in store queue;
    send signal to NIP;
  }
  send end-of-data;
}
send end-of-data</pre>
```

### NI P

```
for (i = min_i; i <= max_i; ++i) {
  for (j = 0; j < m, ++j) {
    wait for signal from AP;
    send c[i][j] to processor 0;
}</pre>
```

### Sparse Matrix Multiply on McDISC





# Parallel Sparse Matrix Multiply (Inner Loop)

```
ap = alist;
bp = blist;

while ((ap != NULL) && (ap->row == i) && (bp != NULL) && (bp->row == i)) {
   if (ap->col == bp->col) {
      sum = sum + (ap->data * bp->data);
      ap = ap->next;
      bp = bp->next;
   }
   else if (ap->col < bp->col)
      ap = ap->next;
   else      bp = bp->next;
}
```

### Sparse Matrix Multiply on McDISC



#### ${\sf CP}$

```
sum = 0;
while (not EOD)
sum += LQ * LQ
send sum to SDQ
```

### **CMP**

### AP

### NI P

wait for signal from AP; send data to home node: